If a neg-edge flop is used in RTL and the lib does not contain one, design compiler inverts the clock and uses a rising edge flop
A do...while loop is synthesizable if the tool can determine the exit condition. The tool does not handle an unknown initial value in the loop when the number of iterations is still bounded. The VCS tool does not have this restriction.